

Circuits, Uniformity and non-deterministic Turing Machines

Niall Murphy^{1,2} Damien Woods³



1

CEI Campus Moncloa, UCM-UPM, Madrid, Spain.



2 **POLITÉCNICA**

Fac. Infor., Universidad Politécnica de Madrid, Spain



3

California Institute of Technology, USA

SAS, Isaac Newton Institute, April 17, 2012


Terminology

A problem or a language $L \subseteq \{0, 1\}^*$. $f(w) = 1$ if $w \in L$.



- PATH: in a dag, is there a path from node s to node t .
- PARITY: are there an odd number of 1s in a string.

Some complexity classes

- $L \subsetneq PSPACE$
- $AC^0 \subsetneq NC^1$



Fixed size devices




Non-uniform families




Uniform families





Semi-uniformity





Uniform families




Uniform versus Semi-uniform



Uniform versus Semi-uniform



$XOR : \{00, 01, 10, 11\}$




Semi-uniformity is not equal to Uniformity

Theorem

\mathbf{FAC}^0 -semi-uniform-OR \neq \mathbf{FAC}^0 -uniform-OR


PARITY \in \mathbf{FAC}^0 -semi-uniform-OR



- PARITY \notin non-uniform OR
- \implies PARITY \notin \mathbf{FAC}^0 -uniform-OR


$\text{FAC}^0\text{-semi-uniform-OR} = \text{NL}$

$\text{PATH} \in \text{FAC}^0\text{-semi-uniform-OR}$




$\text{FAC}^0\text{-semi-uniform-OR} = \text{NL}$


PATH $\in \text{FAC}^0\text{-semi-uniform-OR}$




FAC^0 -semi-uniform-OR $\in \text{NL}$




FAC^0 -semi-uniform-OR $\in \text{NL}$





What about **FAC⁰-uniform-OR**



The upper bound



The upper bound



Theorem

$\text{FAC}^0\text{-uniform-OR} \subseteq R_{\text{dtt}}^{\text{FAC}^0}(\text{tallyNL})$

The lower bound

Theorem


tallyNL \subsetneq **FAC**⁰-uniform-**OR**

- M is a **tallyNL** machine.
- $C_M(x)$ constructs a configuration graph for M on x .
- if M accepts on x then $C_M(x)$ is a graph with at least one path from “initial” to “accepting” nodes.
- C'_M gives the same graph as C_M but where each node is an OR gate.
- Use C'_M as the uniformity condition for an **OR** circuit.

Theorem

$R_m^{\text{FAC}^0}(\text{tallyNL}) \not\subseteq \text{FAC}^0\text{-uniform-OR}$

Complexity class diagram



Other gates

Theorem

$$\mathbf{FAC}^0\text{-semi-uniform-NAND} = P = \mathbf{FAC}^0\text{-uniform-NAND}$$

- **AND** circuits (nearly done)
- **XOR** circuits

Summary

- Uniformity is *strictly weaker* than semi-uniformity
- Result is relevant for (m)any other model(s) using uniform families
 - Tile assembly models
 - DNA circuits
 - synthetic biology
 - ...

Future Work

- Exact characterisation of **FAC⁰-uniform-OR**.
- What about other gates?