skip to content
 

Logic verification challenges in system level design at Intel

Date: 
Wednesday 10th May 2006 - 09:00 to 10:00
Venue: 
INI Seminar Room 1
Presentation Material: 
University of Cambridge Research Councils UK
    Clay Mathematics Institute London Mathematical Society NM Rothschild and Sons